In this paper, we propose a high gain, current reused ultra wideband (UWB) low noise amplifier (LNA) that uses TSMC 0.18 μm CMOS technology. To satisfy the wide input matching and high voltage gain requirements with low power consumption, a resistive current reused technique is utilized in the first stage. A π-type LC network is adopted in the second stage to achieve sufficient gain over the entire frequency band. The proposed UWB LNA has a voltage gain of 12.9～18.1 dB and a noise figure (NF) of 4.05～6.21 dB over the frequency band of interest (1～10 GHz). The total power consumption of the proposed UWB LNA is 10.1 mW from a 1.4 V supply voltage, and the chip area is 0.95×0.9 mm. 
Ⅰ. Introduction
The ultra wideband (UWB) system is a new wireless technology that is capable of transmitting data over a wide spectrum of frequency bands with very low power consumption and high data transfer rates [1] . UWB systems are approved for use in bandwidths from 3.1 to 10.6 GHz. Different wideband pulse modulation schemes have been proposed for the UWB transmission systems, including direct-sequence systems and multiband orthogonal frequency division multiplexing systems [2～3] .
One of the major challenges for both UWB systems is the design of a wideband low noise amplifier (LNA). As the first active component in the receiver chain, the LNA should provide sufficient gain and sufficiently low noise to keep the overall receiver noise figure (NF) as low as possible. In most applications, obtaining wideband input matching, good linearity, and low power consumption is desirable [4] . In addition, gain flatness over the entire frequency range of interest is necessary to meet design specifications.
The cost and integration advantages of CMOS technology have motivated extensive studies in high-speed CMOS design for wireless applications. Several CMOS LNAs with wideband characteristic and low power consumption have been proposed in recent years [5～12] .
To reduce power consumption with adequate voltage gain, the current reuse technique has usually been adopted [13] . Current reused techniques can be classified into two types. One is current reuse topology, which utilizes a two-stage cascade to share the same current source [5～8] . When the DC current is through, the circuit topology is regarded as a cascode structure, which reduces power dissipation by using the same current source. However, it requires a large chip area because additional passive components are needed. Another current reuse technique is inverter topology, which utilizes NMOS and PMOS pairs [9～12] . This technique can achieve the same NF, input impedance and overall effective transconductance with half of the power consumption required for a conventional NMOS transistor.
A current reused UWB LNA was previously discussed in [14] . It satisfies low power and compact size requirements, but does not yield adequate voltage gain and bandwidth characteristics for use as an UWB receiver. To overcome these drawbacks, we propose a 1～10 GHz high gain, current reuse UWB LNA that uses TSMC 0.18 μm RF CMOS technology in this paper. In addition, we investigated the effect of interconnects to verify the reduction in voltage gain at high frequencies by a lumped network model of the interconnects. The proposed UWB LNA has three stages. To satisfy the wide input impedance matching and high voltage gain requirements at low power, a shunt-resistive inverter topology is utilized in the first stage. Using the cascode topology in the second stage, voltage gain in the upper frequency range can be compensated. The output stage is a source follower. Section Ⅱ describes the design principle of the proposed UWB LNA. Measured results and analysis are given in section Ⅲ.
Ⅱ. LNA Circuit Design Fig. 1 shows a schematic of the proposed UWB LNA. The first stage adopts a shunt-feedback inverter topology with a source degeneration inductor. A conventional shunt-feedback topology has the drawbacks of large power consumption and gain-bandwidth trade-off. In order to improve the gain and reduce the power consumption, an inverter topology using a current reuse technique is adopted. By stacking M 2 (PMOS) on top of M1 (NMOS), the total transconductance is increased from gm to gmN+gmP while retaining the same current consumption, where g mN is the transconductance of M 1 and gmP is the transconductance of M2. The resistive feedback is implemented with a current reuse technique. The feedback resistance R f is used to extend the bandwidth and to improve the NF performance. The 3 dB bandwidth and the noise performance of the shunt-feedback inverter topology can be written as in [10] ,
where Av is the open loop gain of the amplifier, Rf is the shunt feedback resistor, RL is the load resistor of the shunt-feedback inverter topology and C gsN , C gdN , C gsP , and CgdP are the parasitic capacitances of the transistors. Rs is the impedance (50 Ω) of a source generator. Fig. 2 shows the simulated S 11 response and noise figure with Flat gain over the entire bandwidth is an important factor for the UWB LNA. A peaking inductor Lg is added to obtain a flat gain characteristic at high frequencies [15] by compensating the parasitic capacitors of NMOS and PMOS. Fig. 3 shows the simulated S21 response with various values of inductor Lg. The large input parasitic capacitances of the first stage due to the Miller effect can lead to degradation in input impedance (below 50 Ω) and -3 dB bandwidth at high frequencies.
To overcome this problem, two inductors (Ls1, Ls2) are adopted for the partial tuning-out of the input parasitic capacitances. The small signal equivalent model of the overall input stage is shown in Fig. 4 . The RLn and RLp are the load resistors of the NMOS and PMOS transistors, respectively. When the small values of the resistances (RsN, RsP) and parasitic capacitances (CgdN, CgdP) are neglected, the input impedance of the proposed UWB LNA is given by: 
To satisfy the optimum matching conditions in Eq(4), the Lg, Ls1, Ls2 and the ratio of width to length of the transistor (W/L) should be selected appropriately with the proper bias condition.
In the second stage of the proposed LNA, a cascode amplifier is utilized to improve the isolation characteristic and to boost the voltage gain in the high frequency range. However, the shunt parasitic capacitances (C gs of M 3 and C gd of M 4 ) provide an additional path for the RF signal current to the ground, which then leads to voltage gain reduction especially in the high frequency band. In order to solve this problem, a π-type LC network is added. Fig. 5(a) shows the circuit of the π-type LC network which is formed by an inductor (Ld1) and the parasitic capacitances. To obtain the proper inductor value of Ld1, we analyze the Smith chart to verify the impedance using Advanced Design System 2005A, as shown in Fig. 5(b) . The optimum value of Ld1 is 3.07 nH. A series peaking inductor Ld2 resonates with the total parasitic capacitance of the transistor M6 to provide additional bandwidth. The output stage is a source follower. The proposed schematic can provide high gain with low power consumption.
Ⅲ. Measurement Results
The proposed UWB LNA is implemented using Cadence SpectreRF [16] with TSMC 0.18 μm RF CMOS technology. As shown in Fig. 6 , the chip size is mainly determined by the sizes of the on-chip spiral inductors. The total chip area is 0.95×0.9 mm, including the measurement pads. The measurement results were obtained using a GSG probe station, combined with an Agilent 8510C network analyzer and an Agilent E4407B NF meter. Fig. 7 shows the measured S-parameters and NF of the proposed UWB LNA. A 10 dB return loss bandwidth is sufficient to cover the frequency band from 1 GHz to 10 GHz. The measured NF ranges from 4.05 to 6.21 dB over the entire frequency band. The stability factor is calculated using the measured S-para- meters and its value is greater than 1 across the desired bandwidth. The input-referred 1-dB compression point (P 1dB ) is -15.2 dBm and the input-referred third-order intermodulation point (IIP3) is -4 dBm at 5.5 GHz.
The P1dB and IIP3 over the frequency band are plotted in Fig. 8 . The measured voltage gain reaches its maximum value of 18.1 dB at around 1 GHz and this is about 5.5 dB lower than the simulation at high frequencies, due to parasitic effects. Since circuit performance is affected by interconnects, we investigated the effect of interconnects to verify the reduction in voltage gain at high frequencies [17] . In order to include the interconnect effects in the simulation, interconnects are represented by a lumped network model, as shown in Fig. 9 [18] . The variables L s and R s represent the series inductance and resistance, respectively. Lsk and Rsk represent the inductance and resistance arising from skin effects and are dependent on operating frequencies, and Cox, Rsub, and Csub are the oxide layer capacitance, substrate resistance, and capacitance, respectively. These and the shunt impedance (Z shunt ) is equal to 1/Y shunt = 1/(Y11+Y21). Therefore, using the simulated values of Y11 and Y21, together with Eqs. (7) and (8), the series and shunt effective parasitic parameters depending on the frequencies, can be extracted. Fig. 10 compares the voltage gain of the schematic circuit, the modified voltage gain including the interconnect effects, and the measured voltage gain. The modified simulation results are close to the measured ones, as shown in Fig. 10 . A performance summary of the proposed UWB LNA is listed in Table I and compared with those of previously designed current reuse CMOS UWB LNAs. In addition, the figure of merit (FOM) given by [19] : is higher than those of the other UWB LNAs. The total power consumption of the proposed LNA is 10.1 mW.
Ⅳ. Conclusion
In this paper, we propose a high gain, current reuse CMOS UWB LNA. In order to obtain a high transconductance with low power consumption, a shunt-resistive inverter topology with a peaking inductor was used in the first stage. The π-type LC network technique was also adopted in the second stage to achieve a sufficient flat gain over the entire frequency band. The total power consumption of the proposed LNA is 10.1 mW from a 1.4 V supply voltage. The results show that the proposed design methodology is suitable for an UWB LNA design. Further research on gain reduction issues at high is still needed.
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